

Cover Sheet	1
Block Diagram	2
Power Deliver Chart	3
Clock Distribution	4
PWRGD&RESET Map	5
GPIO/MSIC TABLE	6
VRM Intersil 6277 3+2 PHASE	7
AMD FM2	8 ~ 11
DDR3 DIMM CH-A	12
DDR3 DIMM CH-B	13
DDR REF POWER AND CAPS	14
EMI Reserved	15
AMD HUDSON D2/D3	16~20
SWITCH/HDMI CONN.	21
VGA CONN.	22
SATA/PS2/ FAN	23
LAN RTL8111E	24
SUPER I/O F71808AU	25
ACPI UPI & SYS POWER	26
FCH CORE & DDR POWER	27
Azalia CODEC ALC887/662	28
USB 2.0 CONN.	29
USB 3.0 CONN.	30
USB POWER	31
PCIEXPRESS X16 SLOT	32
PCIE X1 SLOTS	33
ATX & Front Panel	34
Auto BOM Manual	35
History	36

# FUSION

(MS-7800M1 Ver:10)

mATX: 9.6 inch \* 8.86 inch

## CPU:

**AMD FM2(Llano uPGA FAMILIES)**

## System Chipset:

**AMD - Hudson D3**

## On Board Chipset:

**CLOCK GEN --FCH internal clock gen**

**LPC Super I/O --F71808A**

**LAN-Realtek 8111E**

**Azalia CODEC - Realtek ALC887/662**

## Main Memory:

**DDR III \* 2 (16 GB)**

## Expansion Slots:


**PCI Express X16 Slot \* 1**

**PCI Express X1 Slot \* 2**

## VRM

**Controller - Intersil 6277 3+2 Phase**


# FUSION BLOCK DIAGRAM



Power Deliver Chart

ATX P/S WITH 1A STBY CURRENT				
5VSB	5V	3.3V	12V	-12V
+/-5%	+/-5%	+/-5%	+/-5%	+/-5%

CPU PW
12V
+/-5%



AMD FM2 CPU		
VDDA	2.5V(1.8~2.7V)	0.5A
VDDCORE	0.8-2V	120A
VDDNBCORE	1.2V	50A
CPU_VDDR	1.2V	5A
CPU_VDDP	1.2V	5A
DDR3 MEM I/F 1.5V	VCC_DDR	0.8~2.3V
		30 A

HUDSON 2/3		
VDDPL_11_DAC		7 mA
VDDAN_11_ML		226 mA
VDDCR_11		1120 mA
VDDAN_11_SATA		1337 mA
VDDAN_11_CLK		340 mA
VDDAN_11_PCIE		1088 mA

VDDIO_33_PCIGP 3.3V	(S0, S1)	102 mA
VDDPL_33_*_RUN		102 mA

VDDPL_33_*_ALW		25 mA
VDDAN_33_HWM_ALW		12 mA
VDDAN_33_USB_S		470 mA
VDDXL_33_S		5 mA
VDDIO_33_S		59 mA

VDDCR/AN_11_SUSB_S		706 mA
VDDCR/AN_11_USB_S		182 mA
VDDCR_11_S		272 mA
VDDCR_11_SYS_S		70 mA

AUDIO CODEC		
3.3V CORE		0.1A
5V ANALOG		0.1A


SUPER I/O		
+3.3V (S0, S1)		0.01A
+3.3VDUAL (S3)		0.01A

USB X6 FR	USB X4 RL	2XPS/2	ENTHENET
VDD	VDD	5VDual	3.3V 1.05V
5VDual	5VDual	0.5A	70mA 300mA
3.8A	2.0A		

COM Port
-12V
0.1A

X1 PCIE per
3.3V 3.0A
12V 0.5A
3.3Vaux 0.1A

X16 PCIE per
3.3V 3.0A
12V 5.5A
3.3VDual 0.3A

**MICRO-START INT'L CO.,LTD.**

Title

MS-7800

Size

Document Number

Custom

Power Deliver Chart

Date:

Friday, April 06, 2012

Sheet

3


of

36


Rev

10


# INTERNAL CLOCK MODE




## PWRGD MAP



## RESET MAP



## POWER ON SEQUENCE



## SIO Fintek 71808A GPIO Config

Pin	GPIO	Power Rail	Function description	Comment
18	GP20	VS <sub>B</sub>	IO_PME#	
22	LED_VSB/GP24	VS <sub>B</sub>	SUS_LED	reserved
23	LED_VCC/GP25	VS <sub>B</sub>	PWR_LED	
42	GP67	VS <sub>B</sub>	USB_EN	OD
53	GP00	VS <sub>B</sub>	MB_ID0	GPI reserved
54	GP01	VS <sub>B</sub>	MB_ID1	GPI reserved
55	GP02	VS <sub>B</sub>	MB_ID2	GPI reserved
56	GP03	VCC	USB_MODE1	IO/OD
19	GP21	VS <sub>B</sub>	USB_MODE2	IO/OD
49	GP30	VS <sub>B</sub>	SIO_VCORE_EN	GPI reserved
50	GP31	VS <sub>B</sub>	SIO_VLDT_EN	GPI reserved

## FCH HUDSON D3/D2GPIO Config

Pin	pin Name	Function description
AJ3	AD0/GPIO0	
J2	IR_LED#/LLB#/GPIO184	
AD22	SATA_ACT#/GPIO67	
M6	TEMPIN3/TALERT#/GPIO174	FCH TALERT#:Thermal Alert. The FCH can be programmed to generate an SMI, SCI, or IRQ13 through GPE, or generate an SMI without GPE in response to the signal*s assertion.
V3	SPI_CLK/GPIO162	SPI Clock
V6	SPI_DI/GPIO164	SPI Data In
V5	SPI_DO/GPIO163	SPI Data Output
T6	SPI_CS1#/GPIO165	SPI Chip Select1#
V1	ROM_RST#/SPI_WP#/GPIO161	SPI write protect (active low)
Y6	SPI_HOLD#/GEVENT9#	SPI HOLD#. Assert low to hold the SPI transaction.
T8	USB_OC0#/SPI_TPM_CS#/TRST#/GEVENT12#	OC#0:USB 3.0 port 3,USB 2.0 port 13
J7	USB_OC1#/TDI/GEVENT13#	OC#1:USB2.0 port 4,5
P5	USB_OC2#/TCK/GEVENT14#	OC#2:USB2.0 port 8,9
P5	USB_OC3#/AC_PRES/TDO/GEVENT15#	OC#3:USB 3.0 port 0,USB 2.0 port 10
P6	USB_OC4#/IR_RX0/GEVENT16#	OC#4:USB 3.0 port 1,USB 2.0 port 11
T1	USB_OC5#/IR_TX0/GEVENT17#	OC#5:USB2.0 port 2,3
R8	USB_OC6#/IR_TX1/GEVENT6#	OC#6:USB2.0 port 0,1
M7	BLINK/USB_OC7#/GEVENT18#	OC#7:USB 3.0 port 2,USB 2.0 port12
	GPIO[171::173];GPIO[175::182];GPIO[193::194]	Configure as one of the following: 10-k $\Omega$ 5% pull-up resistor to +3.3V_S5. 10-k $\Omega$ 5% pull-down resistor.

## DDR DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1 CH-A	10100000B A0H	MEM_MA_CLK_H1/L1 MEM_MA_CLK_H2/L2
DIMM 2 CH-B	10100001B A2H	MEM_MB_CLK_H1/L1 MEM_MB_CLK_H2/L2


## SMBus TABLE

SOURCE	SINGLE NAME	LINKED DEVICE
APU	DPO_AUXP_C/DPO_AUXN_C	HDMI
	DP1_AUXP_C/DP1_AUXN_C	Hudson D2/3 DP to VGA translator
FCH	SCLK0/SDATA0	DIMMs,
	SCLK1/SDATA1	PCIE SLOTS,
	SCLK3/SDATA3	TP

## RESET TABLE


SOURCE	SINGLE NAME	LINKED DEVICE
FCH	PCIE_RST#	PCle 16X,LAN
	A_RST#	SIO,LPC debug
	PCIE_RST2#	PCIE_1X
	LDT_RST#	APU
	AZ_RST#	AZALIA CODEC
	DDR3_RST#	NC
	FC_RST#	DEBUG BUS
FRONT PANEL	ROM_RST#	NC
	FP_RST#	FCH

### ISL6277 3+2 Phase(A)



**FM2 PCIE I/F**

```
mach@CRB PCIE AC Capacitors:75nF to 200nF
      Layout: PLACE CAPS WITH APU < 1 INCH
      ROUTE ALL PCIE AS 850HM +/-10%
```





# FM2 DDR3 I/F

12 MEM\_MA\_DQS\_L[7..0] <-->  
12 MEM\_MA\_DQS\_H[7..0] <-->  
12 MEM\_MA\_DM[7..0] <-->

13 MEM\_MB\_DQS\_L[7..0] <-->  
13 MEM\_MB\_DQS\_H[7..0] <-->  
13 MEM\_MB\_DM[7..0] <-->

CPU1B

MEM\_MA\_DATA[63..0] 12

CPU1C

MEMORY CHANNEL B

MEM\_MB\_DATA[63..0] 13

12 MEM\_MA\_ADD[15..0] <-->  
12 MEM\_MA\_BANK0 <-->  
12 MEM\_MA\_BANK1 <-->  
12 MEM\_MA\_BANK2 <-->

13 MEM\_MB\_ADD[15..0] <-->  
13 MEM\_MB\_BANK0 <-->  
13 MEM\_MB\_BANK1 <-->  
13 MEM\_MB\_BANK2 <-->

mach@CLOCK assignment can be changed

12 MEM\_MA\_CLK\_H0 <-->  
12 MEM\_MA\_CLK\_L0 <-->  
12 MEM\_MA\_CLK\_H3 <-->  
12 MEM\_MA\_CLK\_L3 <-->

13 MEM\_MB\_CLK\_H0 <-->  
13 MEM\_MB\_CLK\_L0 <-->  
13 MEM\_MB\_CLK\_H3 <-->  
13 MEM\_MB\_CLK\_L3 <-->

12 MEM\_MA\_CKE0 <-->  
12 MEM\_MA\_CKE1 <-->

13 MEM\_MB\_CKE0 <-->  
13 MEM\_MB\_CKE1 <-->

12 MEM\_MA1\_ODT0 <-->  
12 MEM\_MA1\_ODT1 <-->

13 MEM\_MB1\_ODT0 <-->  
13 MEM\_MB1\_ODT1 <-->

12 MEM\_MA1\_CS\_L0 <-->  
12 MEM\_MA1\_CS\_L1 <-->

13 MEM\_MB1\_CS\_L0 <-->  
13 MEM\_MB1\_CS\_L1 <-->

12 MEM\_MA\_RAS\_L <-->  
12 MEM\_MA\_CAS\_L <-->  
12 MEM\_MA\_WE\_L <-->

13 MEM\_MB\_RAS\_L <-->  
13 MEM\_MB\_CAS\_L <-->  
13 MEM\_MB\_WE\_L <-->

12 MEM\_MA\_RESET# <-->  
12 MEM\_MA\_HOT# <-->

13 MEM\_MB\_RESET# <-->  
13 MEM\_MB\_HOT# <-->

APU\_M\_VREF

VCC\_DDR

VCC\_DDR


VCC\_DDR

ZIF-SOCKET904-HF-2

N12-9040040-L06

ZIF-SOCKET904-HF-2

N12-9040040-L06




Title			MS-7800
Size	Document Number	Rev	
Custom	FM2 DDR3 I/F	10	
Date:	Friday, April 06, 2012	Sheet	9 of 36

## FM2 DISPLAY I/F


ROUTE PCIE AS 85OHM +/-10%

PLACE CAPS WITH APU < 1 INCH


Trace length within 10"




## HDT+ Connector



## VID OVERRIDE CIRCUIT





SCAN Conn,








## WARM RESET







## GPU DEBUG





## FM1 DECOUPLING CAPS


TITLE POWER PINS	VSS	VDD	VDDNB	VDDIO	VDDP	VDDR		VDDA	Nvrr
					COMB	COMB	SPLIT	SPLIT	
416	226	102	19	51	8	8	4	4	2
VALUE/SIZE/ MATERIAL							NEAR	FAR	
22U/1206/X5R	/	11	2	4	/	1	/	/	/
10U/0805/X5R	/	7	2	1	2+1/3	1	/	/	/
4.7U/0805/X5R	/	3	1	4	2	2+2	2	2	1
0.22U/0603/X5R	/	2	2	2+2	2	2+2	2	2	1
0.1U/0603/X5R	/	/	/	/	/	/	/	/	1
0.01U/0603/X5R	/	4	/	/	/	/	/	/	/
3.3 nF/0603/X5R	/	/	/	/	/	/	/	1	/
1 nF/0603/X5R	/	/	/	/	/	/	/	/	1
1 nF/0603/X5R	/	/	/	/	4	/	/	/	/
180 pF/0603/X5R	/	3	1	2+2	2+2	2	/	/	/








DDR REF POWER & CAPS




De-coupling Caps For DIMMs






# EMI Reserved



HUDSON PCIE/PCI/APU/LPC/CLK


If PCI not implemented: Provide test points  
or other means to allow access for debug purposes  
use these balls for alternate GPIO/GPO functions  
or leave unconnected.




Note: LDT\_PG, LDT\_STP# & LDT\_RST# are OD and require a PU to the APU I/O rail. They are also in the S5 domain to prevent glitching at power up.






HUDSON ACPI/USB/AZ/GPIO



 <b>MSI</b> <i>Link to the Future</i>				<b>MICRO-START INT'L CO.,LTD.</b>			
Title							
<b>MS-7800</b>							
Size		Document Number				Rev	
Custom		<b>HUDSON ACPI/USB/AZ/GPIO</b>				<b>10</b>	
Date:		Friday, April 06, 2012			Sheet		17 of 36

LAYOUT:  
ROUTE SATA TX DIFF PAIR @ 100 OHM+/-10%  
RX DIFF PAIR @ 90 OHM+/-10%

SATA[3::0]Route to iSATA  
GEN III 6.0 Gbit/S




External Clock Generator Mode:  
Connect to 25.000-MHz XTAL or connect SATA\_X1/X2 balls to  
100MHz differential clock from external clock generator.  
Integrated Clock Mode:  
Leave unconnected.




PIN K3,K5,K6:  
Use as GPIO182 or configure as one of  
the following:  
10-k $\Omega$  5% pull-up resistor to  
+3.3V S5.  
10-k $\Omega$  5% pull-down resistor.



**B01-21807F5-A08**



Layout: For SPI Trace length within 4''



3V DUAL

VCC3\_ROM

D32

EC69

C624

CD10u16L5-RH-1

C0.1u16Y0402

X\_B140-13-F\_SMA-RH

R51

X\_R0805

SPI1

SPI\_DATAIN

SPI\_CS#

SPI\_HOLD#

SPI\_DATAOUT

SPI\_CLK

H2X5[10JM-2PITCH\_BLACK-RH-2]

VCC3\_ROM

R547

1KR0402

R520

10KR0402

SPI\_CS#

SPI\_DATAIN

SPI\_HOLD#

SPI\_CLK

SPI\_DATAOUT

R546

0R0402

R582

0R0402

U41

CS#

SO/SIO1

WP#

GND

VCC

HOLD#

SCLK

SI/SIO0

W25Q32BVSSIG-HF

M31-25Q3203-W03

MACH@Reserve 0R serial resistors for SI overshoot/undershoot debug

3V3DUAL

R403 10KR0402 GBE\_MDIO


1 2 GBE\_COL

3 4 GBE CRS





5 6 GBE RXERR

7 8 GBE PHY INT

RN11 8P4R-10KR0402




# HUDSON POWER&DECOUPLING



Layout:  
VSSPL\_SYS/VSSAN\_HWM CONNECT TO GND  
WITH A SEPARATED VIA


FCH REQUIRED STRAPS



	RTCCLK	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	GPIO199
PULL HIGH	S5 PLUS MODE DISABLED DEFAULT	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAPS	Reserved	EC ENABLED	INTERNAL CLOCK GEN ENABLED DEFAULT	LPC ROM
PULL LOW	S5 PLUS MODE ENABLED	FORCE PCIE GEN1	IGNORE DEBUG STRAPS DEFAULT	Required setting for intergrated CLOCK MODE DEFAULT	EC DISABLED DEFAULT	INTERNAL CLOCK GEN DISABLED	SPI ROM DEFAULT


FCH DEBUG STRAPS

Provided test point access for lab use.  
FCH HAS 15K INTERNAL PU FOR PCI\_AD[27:23]




	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	RESERVED	Normal REFCLK Termination DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL DOWN	BYPASS PCI PLL	RESERVED	Inverted REFCLK Termination	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


FCH PCIE EEPROM STRAPS





FCH ICE DEBUG /JTAG TEST PINS





FCH XOR CHAIN TEST




## HDMI CONN,



CMC料號 : L12-9008104-I05  
0 ohm料號 : R3C-0000012-W08




INTERFACE	DP PORT OF FMI			
DP	3	2	1	0
HDMI	Channel	Clock	Ch 0	Ch 1




# VGA CONNECTOR

R932-R934 CLOSE TO CRT CONNECTOR, THE TRACE IMPEDANCE BETWEEN NB AND 150OHM RESISTOR SHOULD BE 37OHM+/-15%, THE TRACE IMPEDANCE BETWEEN THE 2 150OHM RESISTOR SHOULD BE 50 OHM +/-15%, THE IMPEDANCE BETWEEN THE 2ND RESISTOR TO THE CONNECTOR SHOULD BE 75OHM+/-15%



Layout: PLACE L 90 DEGREE FROM EACH OTHER


VDD\_VGA\_HDMI






D0G-0200529-A68

- PLACE ESD PROTECTION DIODES
1. CLOSE TO CONNECTOR PINS
  2. DIRECTLY ON SIGNAL TRACES
  3. +5V & GND TRACE TO DIODE SHOULD BE LESS THAN 100MILS AND 20MILS WIDE
  4. THE ESD DIODE SHOULD BE THE FIRST DEVICE FROM CONNECTOR





VDD\_VGA\_HDMI



D0G-0200529-A68





N51-15F0801-K06




## ATA CONNECTOR

Multiple eSATA function



**N5N-07M1881-L06**



**CPU FAN**




2 ESD-AOZ8902CIL-HF  
**DOG-0200529-A68**






**RTL8105E 10/100M LAN RTL8111E Giga LAN**



3.3v Power on rise time : 1~100ms.





## 8105E POWER Consumption


	3.3V	mW
10 M Idle/TxRx	14/75	46/248
100 M Idle/TxRx	43/66	142/218
S0 ALDPS	3.2	11

## 8111E POWER Consumption

	3.3V	mW
10 M Idle/TxRx	12/66	40/218
100 M Idle/TxRx	31/44	102/145
Giga Idle/TxRx	135/163	452/538
ALDPS	4	13





## LAN Connector




R14, R15, R17請依據所使用的LAN connector上的LED亮度去調整阻值





only support LED0+LED1/LED1+LED3 dual color LED combinations when using EEPROM




## Reserve ESD Protect

### NEAR CONNECTOR




Giga-Lan		10/100-Lan	
N58-22F0731-F02		N58-22F0061-S4	
N58-22F0731-S42		N58-22F0061-F0	
N58-22F0731-I60			
Link Yellow		Link Yellow	
Active Blinking		Active Blinking	
1000 Orange		100 Green	
100 Green		10 None	
10 None			
19 		19 	
20 Yellow		20 Yellow	
21 	Orange	21 	
22 Green		22 Green	








## 5VDIMM FOR DDR




For special PSU sequence

## VCC0 8REF




## DUAL POWER CONTROL



## 1.1VDUAL POWER


1.V@1.23A

measurement:700mA



## 3VDUAL POWER


S0,S1,S3,S5,DEEP\_S5 mach@stuff when turn off VCC3\_WAKE on S5 state



## CPU VDDA\_25 POWER

2.5V@0.75 A


Layout:Route 50 mils AND 500 mils LONG  
(USE 2x25 mil TRACES TO EXIT BALL FIELD)



<b>MICRO-START INT'L CO.,LTD.</b>		
Title <b>MS-7800</b>		
Size	Document Number	Rev
Custom	<b>ACPI UPI &amp; SYS POWER</b>	<b>10</b>
Date:	Friday, April 06, 2012	Sheet 26 of 36


### DDR III 1.5V POWER

**1.5V@15A**




### CPU VDD POWER

1.2V@15A




CPU\_VDDP POWER 1.2 V@5A

→ 1.2 V@5A  
CPU




→ 1.2 V@5A





NB\_VCC1P1 POWER

1.1V@5A





## 0.75V@2A

VTT\_DDR POWER







## FRONT USB PIN HEADER





## BOM Option





## REAR PANEL USB CONNECTOR

### NEAR USB CONNECTOR





USB 2.0 trace length  
REAR side within 18";  
FRONT side within 6"




## Option BOM


USB 3.0 trace length  
Rear connector within 8"



# Rear USB30 Power SVCC3 SVCC4




I36-7536B09-U33




I36-7536B09-U33

## Option BOM

### Front USB30 Power SVCC7 SVCC8(Medion)




I36-7536B09-U33




I36-7536B09-U33

### Front USB30 Power SVCC7 SVCC8(Lenovo)




I36-7536B09-U33




I36-7536B09-U33

### Rear USB20 Power SVCC1 SVCC2




I36-7536B09-U33




I36-7536B09-U33



### Front USB20 Power SVCC5 SVCC6



I36-7536B09-U33




I36-7536B09-U33







**PCI Express Slot x16**




**N11-1640551-K06**







## PCI EXPRESS X1 Slot-2





## PCI EXPRESS X1 Slot-3







## HEAT SINK



## MANUAL PART




AVL:  
D06-0100161-F52  
D06-0100101-R26




P30-078000B-G37




## CPU RM



E95-0000003-H06



## Pangkor



## L10




LAN  
Symbol ValueMSIP/N  
RTL8111E-VB-GR-RHB06-081110C-R09金製程  
RTL8111E-VL-CG-RHB06-081112C-R09銅製程

CODEC  
ALC887-VD-GR-RHB05-LC88704-R09金製程  
ALC887-VD2-CG-HFB05-LC88714-R09銅製程



ALC892-GR-RHB05-LC89204-R09金製程  
ALC892-CG-RHB05-LC89214-R09銅製程

ALC662-VC1-GR-C1-RHB09-LC66234-R09金製程  
ALC662-CG-RHB05-LC66204-R09銅製程

## Optics Orientation Holes



## Simulation



MS-7800-0A

- 1.Modify front MS-7748-1.1
- 2.change cpu from FM1 to FM2
- 3.Co-lay LENOVO connector and pin heater
- 4.Modify USB3.0 (from FCH)

MS-7800-0B

- 1.Modify HDMI level shift from DDR 1.5V to VCC3
- 2.Modify DDR3 signal MA(B)\_CLK\_1/2 to MA(B)\_CLK\_0/3
- 3.Modify DDR3 signal MA(B)0\_ODT, MA(B)0\_CS to MA(B)1\_ODT, MA(B)1\_CS
- 4.Modify VGA connector(EMI suggestion) N51-15F0801-K06
- 5.Modify Power team suggestion
  - R202 = 11k
  - R171 = 1k
  - R184 = 1.13k
  - R348 = 11k
  - R82 = 27k
  - RT4 = 10k NTC
  - R83= 27.4k
  - R102 = 27k
  - RT1 = 10k NTC
  - R103 = 27.4k
  - R116 = 221k
  - EC14 = 470uF C71-47102FE-P01